What is SystemVerilog RTL design in this course?

SystemVerilog RTL design in this course means describing how digital hardware behaves and connects using modules, signals, and control logic at the register-transfer level. The focus is on writing synthesizable RTL and then checking that behavior through simulation, debugging, and modular verification.

When would you use SystemVerilog RTL design?

You would use it when you need to turn digital logic ideas into hardware blocks that can be reused, connected, and tested as part of a larger subsystem. In this course, that includes modeling combinational and sequential logic, building parameterized modules, and controlling operation flow with finite-state machines.

How does SystemVerilog RTL design fit into a broader hardware workflow?

It sits in the build-and-test stage of hardware development, where a design idea becomes a set of connected modules with clear interfaces and behavior. In this course, that means defining structure and data handling, implementing the RTL, and then simulating and verifying how the full design behaves.

How is SystemVerilog RTL design different from writing software?

Writing software focuses on sequences of instructions, while SystemVerilog RTL design describes hardware structure, signal flow, and clocked behavior. That is why the course emphasizes modules, ports, combinational and sequential logic, and state machines rather than general-purpose program flow.

Do you need any prerequisites before learning SystemVerilog RTL design?

A basic understanding of logic gates, binary arithmetic, and digital circuits or introductory HDL concepts is helpful before starting. No prior SystemVerilog experience is required, but comfort with technical problem-solving will make the hands-on coding and debugging easier.

What tools, platforms, or methods are used in this course?

The course centers on SystemVerilog and uses Quartus Prime for hands-on coding and simulation practice. It mainly uses synthesizable RTL design and simulation-based verification with testbenches.

What specific tasks will you practice or complete in this course?

You practice defining modules and interfaces, choosing data types and arrays, building combinational and sequential logic, and organizing control with finite-state machines. You also simulate designs, write testbenches, debug behavior, and verify that connected hardware blocks work together as a digital subsystem.

SystemVerilog Tutorials: Hardware Design & Verification

位教师：Emmanuel Ezeuko

包含在中

了解更多

3个模块

深入了解一个主题并学习基础知识。

中级等级

推荐体验

5 小时完成

灵活的计划

自行安排学习进度

3个模块

深入了解一个主题并学习基础知识。

中级等级

推荐体验

5 小时完成

灵活的计划

自行安排学习进度

您将学到什么

Design synthesizable SystemVerilog modules and integrate combinational and sequential logic to form complete digital subsystems.
Implement an Arithmetic Logic Unit (ALU) capable of performing core operations and basic arithmetic for calculator functionality.
Develop a finite state machine (FSM) to control complex system modes (calculator modes), user inputs, and operation sequencing.
Simulate, verify, and debug SystemVerilog designs to ensure functionality of the full calculator system.

您将获得的技能

您将学习的工具

Field-Programmable Gate Array (FPGA)

要了解的详细信息

可分享的证书

添加到您的领英档案

了解顶级公司的员工如何掌握热门技能

了解关于 Coursera for Business 的更多信息

Petrobras, TATA, Danone, Capgemini, P&G 和 L'Oreal 的徽标

该课程共有3个模块

This comprehensive, hands-on course equips learners with the practical skills needed to design real hardware using SystemVerilog. Through a structured four-module progression, you will master the fundamentals of RTL development starting from basic modules and data types, moving into advanced constructs like structs, enums, and generate blocks, and culminating in the design of a fully functional digital calculator. Each module includes hands-on exercises, simulation-based assignments and guided coding practice

This course is designed for engineering students, FPGA beginners, RTL designers, and software developers transitioning into hardware design. It is also ideal for embedded engineers, verification interns, and anyone preparing for digital logic, FPGA, or ASIC roles that require SystemVerilog proficiency. Learners should have a basic understanding of logic gates and binary arithmetic, along with some familiarity with digital circuits or introductory HDL concepts. No prior SystemVerilog experience is required, but comfort with technical problem-solving will help accelerate learning. By the end of the course, learner will be able to analyze how to model combinational and sequential logic, construct reusable parameterized modules, implement finite-state machines and write clean and scalable RTL. Along the way, you’ll apply real engineering practices such as hierarchical design, clean coding standards, testbench construction, and modular verification. By the end of the course, you will have built a complete modular calculator system designed, implemented, simulated, and tested entirely in SystemVerilog.

单元详情

This module introduces the foundations of SystemVerilog RTL design, including how to write modules, use ports and parameters, work with common data types, and model fixed-size static arrays. Students will install the Quartus Prime software and build their first hardware blocks and begin implementing the arithmetic core of the calculator.

涵盖的内容

5个视频2篇阅读材料1次同伴评审

5个视频总计37分钟

Quartus Prime Installation and Testing2分钟
Understanding Modules, Ports, and Instantiation9分钟
Introduction to SystemVerilog’s Data and Numeric Types9分钟
Practical Guide to SystemVerilog Arrays for FPGA Design7分钟
SystemVerilog Arrays and Iteration10分钟

2篇阅读材料总计10分钟

Welcome to the Course: Course Overview5分钟
Fundamental SystemVerilog Circuit Design5分钟

1次同伴评审总计20分钟

Hands-on-Learning: Core Architecture & Module Foundations20分钟

Learners explore dynamic arrays, queues, and associative arrays (testbench focus), create custom composite types using typedef, enum, and struct, and use SystemVerilog operators to implement logic and arithmetic. The calculator project is extended with an ALU and operation selector.

涵盖的内容

6个视频1篇阅读材料1次同伴评审

6个视频总计51分钟

Dynamic Arrays, Queues & Associative Arrays9分钟
SystemVerilog Operators8分钟
Custom Types: Typedef, Enum, Struct7分钟
Custom Data Types in SystemVerilog12分钟
Combinational Logic: Continuous Assignment9分钟
Continuous Assignments and Multiplexers in SystemVerilog6分钟

1篇阅读材料总计5分钟

Design and Verification of a Synchronus First In First Out (FIFO)5分钟

1次同伴评审总计20分钟

Hands-on-Learning: Arithmetic Datapath & Control Logic Foundations20分钟

Students learn how to design combinational circuits using assign, build sequential circuits using always_ff (registers, counters, pipelines), and implement decision logic using if and case. They then build the calculator's state machine and control logic.

涵盖的内容

6个视频1篇阅读材料1个作业2次同伴评审

6个视频总计52分钟

Sequential Logic: Modeling sequential logic7分钟
Combinational Decision Logic, State Machines, and Priority Encoders9分钟
Loops in SystemVerilog14分钟
Functions in SystemVerilog13分钟
SystemVerilog Functions and Recursion8分钟
Course Wrap-Up2分钟

1篇阅读材料总计5分钟

Instruction-Level Abstraction (ILA): A Uniform Specification for System-on-Chip (SoC) Verification5分钟

1个作业总计25分钟

SystemVerilog Tutorials: Hardware Design & Verification25分钟

2次同伴评审总计80分钟

Hands-on-Learning: Wrap Up the Calculator Architecture20分钟
Project: Designing Scalable and Reusable SystemVerilog Modules Using Parameters and Generate Constructs 60分钟